


dCUDA: Hardware Supported Overlap of Computation and Communication


Tobias Gysi, Jeremia Bär, and Torsten Hoefler



GPU computing gained a lot of popularity in various application domains



GPU cluster programming using MPI and CUDA



```
// run compute kernel
__global__
void mykernel( ... ) { }
```


```
// launch compute kernel
mykernel<<<64,128>>>( ... );

// on-node data movement
cudaMemcpy(
    psize, &size,
    sizeof(int),
    cudaMemcpyDeviceToHost);

// inter-node data movement
mpi_send(
    pdata, size,
    MPI_FLOAT, ... );
mpi_recv(
    pdata, size,
    MPI_FLOAT, ... );
```



Disadvantages of the MPI-CUDA approach



complexity

- two programming models
- duplicated functionality

copy




sync



performance

- encourages sequential execution
- low utilization of the costly hardware


Achieve high resource utilization using oversubscription & hardware threads



GPU cores use "parallel slack" to hide instruction pipeline latencies

...

Use oversubscription & hardware threads to hide remote memory latencies



introduce put & get operations to access distributed memory

...

How much “parallel slack” is necessary to fully utilize the interconnect?

Little’s law

$$\text{concurrency} = \text{latency} * \text{throughput}$$



	device memory	interconnect
latency	1 μ s	19 μ s
bandwidth	200GB/s	6GB/s
concurrency	200kB	114kB
#threads	~12000	>> ~7000

dCUDA (distributed CUDA) extends CUDA with MPI-3 RMA and notifications

```
for (int i = 0; i < steps; ++i) {  
  for (int idx = from; idx < to; idx += jstride)  
    out[idx] = -4.0 * in[idx] +  
              in[idx + 1] + in[idx - 1] +  
              in[idx + jstride] + in[idx - jstride];  
  
  if (lsend)  
    dcuda_put_notify(ctx, wout, rank - 1,  
                      len + jstride, jstride, &out[jstride], tag);  
  if (rsend)  
    dcuda_put_notify(ctx, wout, rank + 1,  
                      0, jstride, &out[len], tag);  
  
  dcuda_wait_notifications(ctx, wout,  
                             DCUDA_ANY_SOURCE, tag, lsend + rsend);  
  
  swap(in, out);  
  swap(win, wout);  
}
```

computation


communication

- iterative stencil kernel
- thread specific idx



- map ranks to blocks
- device-side put/get operations
- notifications for synchronization
- shared and distributed memory

Advantages of the dCUDA approach




performance


- avoid device synchronization
- latency hiding at cluster scale

complexity

- unified programming model
- one communication mechanism




Implementation of the dCUDA runtime system




Overlap of a copy kernel with halo exchange communication

benchmarked on Greina (8 Haswell nodes with 1x Tesla K80 per node)




Weak scaling of MPI-CUDA and dCUDA for a stencil program

benchmarked on Greina (8 Haswell nodes with 1x Tesla K80 per node)




Weak scaling of MPI-CUDA and dCUDA for a particle simulation

benchmarked on Greina (8 Haswell nodes with 1x Tesla K80 per node)



Weak scaling of MPI-CUDA and dCUDA for sparse-matrix vector multiplication

benchmarked on Greina (8 Haswell nodes with 1x Tesla K80 per node)



Conclusions

- unified programming model for GPU clusters
 - device-side remote memory access operations with notifications
 - transparent support of shared and distributed memory
- extend the latency hiding technique of CUDA to the full cluster
 - inter-node communication without device synchronization
 - use oversubscription & hardware threads to hide remote memory latencies
- automatic overlap of computation and communication
 - synthetic benchmarks demonstrate perfect overlap
 - example applications demonstrate the applicability to real codes
- https://spcl.inf.ethz.ch/Research/Parallel_Programming/dCUDA/

