



Evaluating the Cost of Atomic Operations on Modern Architectures

MACIEJ BESTA, HERMANN SCHWEIZER, TORSTEN HOEFLER






LARGE-SCALE IRREGULAR GRAPH PROCESSING






LARGE-SCALE IRREGULAR GRAPH PROCESSING






LARGE-SCALE IRREGULAR GRAPH PROCESSING






LARGE-SCALE IRREGULAR GRAPH PROCESSING



$$\frac{1}{\sqrt{2}} |\text{cat}\rangle + \frac{1}{\sqrt{2}} |\text{dead cat}\rangle$$



LARGE-SCALE IRREGULAR GRAPH PROCESSING



$$\frac{1}{\sqrt{2}} |\text{cat}\rangle + \frac{1}{\sqrt{2}} |\text{dead cat}\rangle$$



A BRIEF SUMMARY OF RESEARCH I DO IN HPC




A BRIEF SUMMARY OF RESEARCH I DO IN HPC

Computing abstractions



A BRIEF SUMMARY OF RESEARCH I DO IN HPC



Computing abstractions





A BRIEF SUMMARY OF RESEARCH I DO IN HPC



Computing abstractions





A BRIEF SUMMARY OF RESEARCH I DO IN HPC



Computing abstractions





A BRIEF SUMMARY OF RESEARCH I DO IN HPC

Computing abstractions





A BRIEF SUMMARY OF RESEARCH I DO IN HPC

Computing abstractions


Programming models

Algorithms

OS, middleware

Topologies



Hardware





A BRIEF SUMMARY OF RESEARCH I DO IN HPC

Computing abstractions





A BRIEF SUMMARY OF RESEARCH I DO IN HPC

Computing abstractions

Programming models

Algo

OS

Topologies

Hardware



Most of these layers require efficient synchronization

O

PACT'15

SC14

HPDC'14

HPDC'16

HPDC'15




SYNCHRONIZATION MECHANISMS

LOCKS



SYNCHRONIZATION MECHANISMS


LOCKS





SYNCHRONIZATION MECHANISMS


LOCKS





SYNCHRONIZATION MECHANISMS


LOCKS





SYNCHRONIZATION MECHANISMS


LOCKS






SYNCHRONIZATION MECHANISMS

LOCKS



SYNCHRONIZATION MECHANISMS

LOCKS






SYNCHRONIZATION MECHANISMS

LOCKS



Intuitive
semantics






SYNCHRONIZATION MECHANISMS

LOCKS



Intuitive
semantics





SYNCHRONIZATION MECHANISMS

LOCKS





Intuitive semantics



Serialization

Proc p

Proc q






SYNCHRONIZATION MECHANISMS

LOCKS

Intuitive semantics

Serialization

Possibly complex protocols



SYNCHRONIZATION MECHANISMS

LOCKS



Intuitive semantics




Serialization



Possibly complex protocols




High performance
distributed locks?





SYNCHRONIZATION MECHANISMS


ATOMIC OPERATIONS





SYNCHRONIZATION MECHANISMS


ATOMIC OPERATIONS





SYNCHRONIZATION MECHANISMS

ATOMIC OPERATIONS





SYNCHRONIZATION MECHANISMS

ATOMIC OPERATIONS




High performance



Very common, truly hardware mechanizm

Proc p

Proc q





SYNCHRONIZATION MECHANISMS

ATOMIC OPERATIONS




High performance



Very common, truly hardware mechanizm

Proc p

Proc q



SYNCHRONIZATION MECHANISMS

ATOMIC OPERATIONS



High performance




Very common, truly hardware mechanizm



Complex protocols

Proc p

Proc q



SYNCHRONIZATION MECHANISMS

ATOMIC OPERATIONS

 High performance



 Very common, truly hardware mechanizm

 Complex protocols

 Subtle issues (ABA problem, ...)

Proc p

Proc q



SYNCHRONIZATION MECHANISMS

ATOMIC OPERATIONS



 High performance

 Very common, truly hardware mechanizm

 Complex protocols

 Subtle issues (ABA problem, ...)

 Do we really understand their performance?








ATOMICS: POPULARITY



ATOMICS: POPULARITY



ATOMICS: POPULARITY



[PPoPP'15]

[PPoPP'14] A General Technique for Non-blocking Trees

[SPAA'16]

[PPoPP'14] Fast Concurrent Lock-Free Binary Search Trees

[PPoPP'14] A Practical Wait-Free Simulation for Lock-Free Data Structures

[PPoPP'15]

[SPAA'15]

[PPoPP'14] Practical Concurrent Binary Search Trees via Logical Ordering

ATOMICS: POPULARITY

[PPoPP'15]

[PPoPP'14] A General
Technique for Non-
blocking Trees

Used in so many designs...
But do we really know their
raw performance?


[PPoPP'14] Fast
Concurrent Lock-Free
Binary Search Trees

[PPoPP'14] A Practical
Wait-Free Simulation for
Lock-Free Data Structures

[PPoPP'15]

[PPoPP'14] Practical
Concurrent Binary Search
Trees via Logical Ordering

[SPAA'15]



ATOMICS: POPULARITY

[PPoPP'15]

Used in so many designs...
But do we really know their
raw performance?

[PPoPP'14] A General
Technique for Non-
blocking Trees


'16]

[PPoPP'14] Fast
Concurrent Lock-Free
Binary Search Trees

Raw performance... Of what?

[SPAA'15]

Concurrent Binary Search
Trees via Logical Ordering






ATOMICS: PERFORMANCE DIMENSIONS



ATOMICS: PERFORMANCE DIMENSIONS







ATOMICS: PERFORMANCE DIMENSIONS



Cache level?



Core i7-4770
Haswell die






ATOMICS: PERFORMANCE DIMENSIONS




Cache level?



Locality?



Core i7-4770
Haswell die





ATOMICS: PERFORMANCE DIMENSIONS



ATOMICS: PERFORMANCE DIMENSIONS





ATOMICS: PERFORMANCE DIMENSIONS



Atomic?



Performance
metrics?



ATOMICS: PERFORMANCE DIMENSIONS



Atomic?



Performance
metrics?



Architecture



ATOMICS: PERFORMANCE DIMENSIONS



Atomic?



Performance
metrics?



Contention?



Architecture



ATOMICS: PERFORMANCE DIMENSIONS



Cache
coherence
state?



Atomic?



Performance
metrics?



Contention?



Architecture



ATOMICS: PERFORMANCE DIMENSIONS



Cache
coherence
state?



Atomic?



Operand
size?



Performance
metrics?



Contention?



Architecture



ATOMICS: PERFORMANCE DIMENSIONS



Cache
coherence
state?



Atomic?



Operand
size?



Performance
metrics?



Alignment?



Contention?



Architecture



ATOMICS: PERFORMANCE DIMENSIONS



Cache
coherence
state?



Atomic?



Mechanisms?



Operand
size?



Performance
metrics?



Alignment?



Contention?



Architecture



ATOMICS: PERFORMANCE DIMENSIONS






ATOMICS: PERFORMANCE DIMENSIONS



Atomic?



Compare-and-Swap (CAS)




ATOMICS: PERFORMANCE DIMENSIONS



Atomic?

Fetch-and-Add
(FAA)



Compare-and-Swap (CAS)



ATOMICS: PERFORMANCE DIMENSIONS





Atomic?

Fetch-and-Add
(FAA)



Swap (SWP)



Compare-and-Swap (CAS)



ATOMICS: PERFORMANCE DIMENSIONS





ATOMICS: PERFORMANCE DIMENSIONS

Latency




Performance
metrics?

ATOMICS: PERFORMANCE DIMENSIONS

Latency



Performance
metrics?




Bandwidth



ATOMICS: PERFORMANCE DIMENSIONS




Cache
coherence
state?



ATOMICS: PERFORMANCE DIMENSIONS




Cache
coherence
state?



ATOMICS: PERFORMANCE DIMENSIONS




Cache
coherence
state?



ATOMICS: PERFORMANCE DIMENSIONS




Cache
coherence
state?



ATOMICS: PERFORMANCE DIMENSIONS





Cache
coherence
state?





ATOMICS: PERFORMANCE DIMENSIONS



Architecture




ATOMICS: PERFORMANCE DIMENSIONS



Architecture





ATOMICS: PERFORMANCE DIMENSIONS



Architecture


ATOMICS: PERFORMANCE DIMENSIONS



Architecture



ATOMICS: PERFORMANCE DIMENSIONS



Architecture



RESEARCH QUESTIONS



RESEARCH QUESTIONS



How do we model the performance of atomics?



RESEARCH QUESTIONS



How do we model the performance of atomics?



What is the performance difference between various atomics?



RESEARCH QUESTIONS



How do we model the performance of atomics?




What is the performance difference between various atomics?




What is the influence of various parameters and mechanisms?




LATENCY MODEL




LATENCY MODEL




LATENCY MODEL




LATENCY MODEL




LATENCY MODEL




LATENCY MODEL




LATENCY MODEL




LATENCY MODEL



LATENCY MODEL




LATENCY MODEL




$$\mathcal{L}(A, S) = \mathcal{R}_O(S) + \mathcal{E}(A)$$

LATENCY MODEL






LATENCY MODEL



LATENCY MODEL

EXCLUSIVE OR MODIFIED STATE




$$\mathcal{L}(A, S) = \mathcal{R}_O(S) + \mathcal{E}(A)$$

Atomic

Cache coherence state

LATENCY MODEL

EXCLUSIVE OR MODIFIED STATE



$$\mathcal{L}(A, S) = \mathcal{R}_O(S) + \mathcal{E}(A)$$

\swarrow \searrow


Atomic Cache coherence state



LATENCY MODEL EXCLUSIVE OR MODIFIED STATE

$$\text{NRMSE} = \frac{1}{\bar{x}} \sqrt{\frac{1}{n} \sum_{i=1}^n (\hat{x}_i - x_i)^2}$$

mean of observed data predictions observed data





$$\mathcal{L}(A, S) = \mathcal{R}_O(S) + \mathcal{E}(A)$$

Atomic Cache coherence state

LATENCY


HASWELL, EXCLUSIVE






LATENCY


BULLDOZER, EXCLUSIVE



CAS



FAA




LATENCY

HASWELL, EXCLUSIVE



Alignment?




LATENCY


BULLDOZER, EXCLUSIVE



64 bit





128 bit



BANDWIDTH

HASWELL, ATOMICS





CONCLUSIONS PERFORMANCE INSIGHTS



CONCLUSIONS

PERFORMANCE INSIGHTS



The same latency of
different atomics in most
scenarios



CONCLUSIONS

PERFORMANCE INSIGHTS



The same latency of different atomics in most scenarios



CAS is the fastest for some cases



CONCLUSIONS

PERFORMANCE INSIGHTS



The same latency of different atomics in most scenarios



Unaligned atomics should be avoided at all costs



CAS is the fastest for some cases

CONCLUSIONS

PERFORMANCE INSIGHTS



The same latency of different atomics in most scenarios



CAS is the fastest for some cases



Unaligned atomics should be avoided at all costs



No parallel execution (low bandwidth) even if there are no data deps

CONCLUSIONS

PERFORMANCE INSIGHTS



The same latency of different atomics in most scenarios



CAS is the fastest for some cases



Unaligned atomics should be avoided at all costs



No parallel execution (low bandwidth) even if there are no data deps




Small operand sizes give best performance




LATENCY


HASWELL, EXCLUSIVE



Atomics




Read






LATENCY


HASWELL, MODIFIED



Atomsics



Read






LATENCY

IVY BRIDGE, EXCLUSIVE

CAS







LATENCY

IVY BRIDGE, EXCLUSIVE



CAS



LATENCY


XEON PHI, MODIFIED / EXCLUSIVE

CAS



LATENCY MODEL

EXCLUSIVE OR MODIFIED STATE




$$\mathcal{L}(A, S) = \mathcal{R}_O(S) + \mathcal{E}(A)$$

Atomic

Cache coherence state


LATENCY MODEL SHARED STATE



$$\mathcal{L}(A, S) = \mathcal{R}_O(S) + \mathcal{E}(A)$$

LATENCY MODEL

SHARED STATE



$$\mathcal{L}(A, S) = \mathcal{R}_O(S) + \mathcal{E}(A)$$


Atomic Cache coherence state




LATENCY

HASWELL, SHARED

Atomics



Read





How to force cache coherence state

- **F(M): Write cache line (invalidates all copies)**
- **F(E): F(M) → flush → read**
- **F(S): F(E) → read by some other core**